REMARKS

Applicants respectfully request further examination and reconsideration in view of the following remarks. Claims 15-30 remain pending in the case. Claims 15-30 are rejected. Claims 16-18 are amended herein. No new matter has been added.

35 U.S.C. §103(a)

Claims 16-18, 21, 22, 26, 27, 29 and 30 are rejected under 35 U.S.C. § 103(a) as being unpatentable over United States Patent 5,859,454 by Choi et al., hereinafter the "Choi" reference, in view of United States Patent 5,739,569 by Chen, hereinafter the "Chen" reference, and further in view of United States Patent 5,879,990 by Dormans, et al., hereinafter the "Dormans" reference. Applicants have reviewed the cited references and respectfully submit that the embodiments of the present invention as recited in Claims 16-18, 21, 22, 26, 27, 29 and 30 are not rendered obvious by Choi in view of Chen and further in view of Dormans.

Independent Claim 16 recites (emphasis added):

A process of fabricating a memory cell comprising a substrate that comprises a first region and a second region with a channel therebetween, the method comprising:

forming a gate above said channel of said substrate, wherein said gate comprises a single polysilicon layer;

forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer; and siliciding said bitlines.

AMD-E306/JPH/MJB Examiner: Vu, Quang D. Serial No.: 09/885,426 Group Art Unit: 2811

- 5 -

Claims 17, 18, 20-26, 29 and 30 that depend from independent Claim 16 provide further recitations of the limitations of the present invention as claimed.

The combination of Choi, Chen and Dormans does not teach a method for fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," as claimed. Choi and the claimed embodiments of the claimed invention are very different.

Applicants understand Choi to teach a non-volatile memory device. As pointed out by the Examiner, Choi does not show a polysilicon gate and does not show siliciding a bitline.

The combination of Choi and Chen fails to teach or suggest the claim limitation of "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," because Chen does not overcome the shortcomings of Choi. In particular, Applicants respectfully assert that Chen does not overcome the shortcomings of Choi because Chen teaches away from the claimed invention.

The claimed invention as a whole must be considered in determining the difference between the cited references and the claims. In particular, it is impermissible to select from any one reference only so much of it as will support a given position, to the

AMD-E306/JPH/MJB Examiner: Vu, Quang D.

Serial No.: 09/885,426 Group Art Unit: 2811 exclusion of other parts necessary to the full appreciation of what such reference fairly suggest to one of ordinary skill in the art (MPEP 2141.02; Bausch & Lomb, Inc. v. Barnes-Hind, Inc., 796 F.2d 443, 230 USPQ 416 (Fed. Cir. 1986)).

Chen and the claimed embodiments of the claimed invention are very different. Applicants understand Chen to teach a non-volatile memory cell having a floating gate connected to a source and to a ground. With reference to Figure 2 of Chen, Applicants understand Chen to teach a memory cell having a source 10 and a drain 12. All of the source electrodes 10 are connected to a bit line (BL1 through BL4). In particular, all the drain regions 12 are connected to ground (col. 4, lines 16-18 and lines 30-32). As shown, the drain regions 12 are explicitly not connected to a bit line. Furthermore, by teaching that drain electrode 12 is not connected to a bit line, but rather is connected to ground, Chen teaches away from drain 12 being a bit line.

In contrast, the claimed embodiments recite a method for fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer" (emphasis added). With reference to Figure 6 of the current application, a gate is shown (ONO layer 302 and layer 311) wherein bitlines 324 are formed on both sides of the gate (page 6, lines 10-22). Therefore, Applicants respectfully assert that Chen teaches away from the present invention as claimed, as Chen fails to teach or suggest the claim limitation of "forming bitlines on both

AMD-E306/JPH/MJB
Examiner: Vu. Quang D

Examiner: Vu, Quang D. - 7 - Group Art Unit: 2811

Serial No.: 09/885,426

sides of said gate subsequent to said forming said gate comprising said single polysilicon layer.

Moreover, Applicants respectfully assert that Chen teaches away from a combination with Choi. Choi teaches a gate having bitlines on both sides of the gate. As described above, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground. By teaching that the floating gate is connected to ground, Chen teaches away from a combination with Choi. Moreover, the combination of Chen and Choi would be inoperative, as Chen requires that the gate is connected to ground.

Furthermore, the combination of Choi, Chen and Dormans fails to teach or suggest the claim limitation of "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," because Dormans does not overcome the shortcomings of Chen. Dormans, alone or in combination with Chen, does not show or suggest a process of fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," as claimed.

Applicants understand Dormans to teach a semiconductor device having an embedded non-volatile memory. Dormans does not teach, show or suggest fabricating a memory cell, as claimed. Specifically, Dormans teaches a non-volatile memory cell having

AMD-E306/JPH/MJB Serial No.: 09/885,426 Examiner: Vu, Quang D. - 8 - Group Art Unit: 2811 at least two poly layers (Abstract; elements 10 and 21 of Figures 6-9). Applicants respectfully assert that, Dormans does not show or suggest a process of fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," as claimed.

Furthermore, as described above, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground. In particular, the ground is not a bitline. In contrast, by teaching that the drain electrode is not connected to a bit line, but rather is connected to ground, Chen teaches away from such a configuration.

In view of the claim limitation of "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer" not being shown or suggested in Dormans, in combination with the above arguments, Applicants respectfully submit that independent Claim 16 overcome the cited references and are therefore allowable over the combination of Choi, Chen and Dormans.

Applicants respectfully assert that nowhere does the combination of Choi, Chen and Dormans teach, disclose or suggest the present invention as recited in independent Claim 16, that this claim overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a), and is thus in a condition for allowance. Therefore, Applicants respectfully submit that the combination of Choi, Chen and Dormans also does not show or suggest

AMD-E306/JPH/MJB Serial No.: 09/885,426 Examiner: Vu, Quang D. - 9 -

Group Art Unit: 2811

the additional claimed features of the present invention as recited in Claims 17, 18, 21, 22, 26, 27, 29 and 30 which depend from independent Claim 16. Therefore, Applicants respectfully submit that Claims 15 and 17, 18, 21, 22, 26, 27, 29 and 30 overcome the Examiner's basis for rejection under 35 U.S.C. § 103(a) as these claims are dependent on an allowable base claim.

Claim 15 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Choi in view of Chen, further in view of Dormans, and yet further in view of United States Patent 5,942,782 by Hsu, hereinafter the "Hsu" reference. Claim 15 depends from independent Claim 16. Applicants have reviewed the cited references and respectfully submit that the embodiments of the present invention as recited in Claim 16 is not anticipated nor rendered obvious by Choi in view of Chen, further in view of Dormans, and yet further in view of Hsu.

The combination of Choi, Chen, Dormans and Hsu fails to teach or suggest the claim limitation of "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," because Hsu does not overcome the shortcomings of the combination of Choi, Chen and Dormans. Hsu, alone or in combination with Choi, Chen and Dormans, does not show or suggest a process of fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," as claimed.

AMD-E306/JPH/MJB Examiner: Vu, Quang D. Serial No.: 09/885,426 Group Art Unit: 2811 As described above, Choi teaches a non-volatile memory device, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground, and Dormans teaches a semiconductor device having an embedded non-volatile memory that is not connected to a bitline. Applicants understand Hsu to teach an electrostatic protection component. In particular, Hsu teaches that electrostatic protection component is a special three-layered I-shaped gate structure (col. 3, lines 23-38).

Applicants respectfully assert that nowhere does the combination of Choi, Chen, Dormans and Hsu teach, disclose or suggest the present invention as recited in independent Claim 16, that this claim overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a), and is thus in a condition for allowance. Therefore, Applicants respectfully submit that the combination of Choi, Chen, Dormans and Hsu also does not show or suggest the additional claimed features of the present invention as recited in Claim 15 which depends from independent Claim 16. Therefore, Applicants respectfully submit that Claim 15 overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a) as this claim is dependent on an allowable base claim.

Claim 19 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Choi in view of Chen, further in view of Dormans, and yet further in view of United States Patent 6,218,695 by Nachumovsky, hereinafter the "Nachumovsky" reference. Claim 19

AMD-E306/JPH/MJB Examiner: Vu, Quang D.

Serial No.: 09/885,426 Group Art Unit: 2811

- 11 -

depends from independent Claim 16. Applicants have reviewed the cited references and respectfully submit that the embodiments of the present invention as recited in Claim 16 is not anticipated nor rendered obvious by Choi in view of Chen, further in view of Dormans, and yet further in view of Nachumovsky.

The combination of Choi, Chen, Dormans and Nachumovsky fails to teach or suggest the claim limitation of "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," because Nachumovsky does not overcome the shortcomings of the combination of Choi, Chen and Dormans.

Nachumovsky, alone or in combination with Chen and Dormans, does not show or suggest a process of fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," as claimed.

As described above, Choi teaches a non-volatile memory device, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground, and Dormans teaches a semiconductor device having an embedded non-volatile memory that is not connected to a bitline. Applicants understand Nachumovsky to teach area efficient column select circuitry. In particular, Nachumovsky is silent as to how the memory cells of the circuitry are fabricated. In particular, Nachumovsky does not teach, describe or suggest a process for fabricating a memory cell including "forming bitlines on both sides

AMD-E306/JPH/MJB Examiner: Vu, Quang D.

of said gate subsequent to said forming said gate comprising said <u>single polysilicon layer</u>" (emphasis added).

Furthermore, as described above, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground. In particular, the ground is not a bitline. In contrast, by teaching that the drain electrode is not connected to a bit line, but rather is connected to ground, Chen teaches away from such a combination.

Applicants respectfully assert that nowhere does the combination of Choi, Chen, Dormans and Nachumovsky teach, disclose or suggest the present invention as recited in independent Claim 16, that this claim overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a), and is thus in a condition for allowance. Therefore, Applicants respectfully submit that the combination of Choi. Chen, Dormans and Nachumovsky also does not show or suggest the additional claimed features of the present invention as recited in Claim 19 which depends from independent Claim 16. Therefore, Applicants respectfully submit that Claim 19 overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a) as this claim is dependent on an allowable base claim.

Claim 28 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Choi in view of Chen, further in view of Dormans, and yet further in view of United States Patent 6,218,695 by Eitan, hereinafter the "Eitan" reference. Claim 28 depends on independent

AMD-E306/JPH/MJB Serial No.: 09/885,426 Examiner: Vu, Quang D. - 13 - Group Art Unit: 2811 Claim 16. Applicants have reviewed the cited references and respectfully submit that the embodiments of the present invention as recited in Claim 16 is not anticipated nor rendered obvious by Choi in view of Chen, further in view of Dormans, and yet further in view of Eitan.

The combination of Choi, Chen, Dormans and Eitan fails to teach or suggest the claim limitation of "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," because Eitan does not overcome the shortcomings of the combination of Choi, Chen and Dormans. Eitan, alone or in combination with Chen and Dormans, does not show or suggest a process of fabricating a memory cell comprising "forming bitlines on both sides of said gate subsequent to said forming said gate comprising said single polysilicon layer," as claimed, because Eitan teaches away from the claimed invention.

As described above, Choi teaches a non-volatile memory device, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground, and Dormans teaches a semiconductor device having an embedded non-volatile memory that is not connected to a bitline. Applicants understand Eitan to teach a NROM cell with a pocket implant self-aligned to at least one bit line junction. In particular, Eitan teaches a memory cell requiring two functional bit lines for each transistor (col. 1, lines 36-40).

AMD-E306/JPH/MJB Serial No.: 09/885,426 Examiner: Vu, Quang D. Group Art Unit: 2811 Applicants respectfully submit that grounding a bit line of Eitan would render

Eitan inoperable for its intended purpose. In order to optimize the interconnect density
in Eitan, two bit lines are used. In contrast, interconnect density is not a concern in Chen.

A memory cell designer would not constrain themselves to the limitations of Eitan where
there is no need for a second bit line. Therefore, there is no motivation to combine the
teachings of Chen with Eitan. In contrast, by teaching a memory cell requiring two
functional bit lines, Eitan teaches away from such a combination.

Furthermore, as described above, Chen teaches a non-volatile memory cell having a floating gate connected to a source and to a ground. In particular, the ground is not a bitline. In contrast, by teaching that the drain electrode is not connected to a bit line, but rather is connected to ground, Chen teaches away from such a combination.

Applicants respectfully assert that nowhere does the combination of Choi, Chen, Dormans and Eitan teach, disclose or suggest the present invention as recited in independent Claim 16, that this claim overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a), and is thus in a condition for allowance. Therefore, Applicants respectfully submit that the combination of Choi, Chen, Dormans and Eitan also does not show or suggest the additional claimed features of the present invention as recited in Claim 28 which depends from independent Claim 16. Therefore, Applicants respectfully

AMD-E306/JPH/MJB Serial No.: 09/885,426 Examiner: Vu, Quang D. - 15 - Group Art Unit: 2811 submit that Claim 28 overcomes the Examiner's basis for rejection under 35 U.S.C. § 103(a) as this claim is dependent on an allowable base claim.

CONCLUSION

Based on the arguments presented above, Applicants respectfully assert that Claims 15-30 overcome the rejections of record and, therefore, Applicants respectfully solicit allowance of these Claims.

The Examiner is invited to contact Applicants' undersigned representative if the Examiner believes such action would expedite resolution of the present Application.

Please charge our deposit account No. 23-0085 for any unpaid fees.

Respectfully submitted, WAGNER, MURABITO & HAO L.L.P.

Dated: 18 Nov , 2004

Matthew J. Blecher Reg. No. 46,558

Two North Market Street Third Floor San Jose, CA 95113 (408) 938-9060

AMD-E306/JPH/MJB Examiner: Vu, Quang D. Serial No.: 09/885,426 Group Art Unit: 2811

- 16 -